Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

A problem about current sink

Status
Not open for further replies.

refugee

Member level 1
Joined
Nov 2, 2006
Messages
41
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
1,525
In the Allen's <<CMOS Analog Circuit Design 2nd Edition>>
When the author argued about that how the voltage divided by M2 and M1, He said that M1 should be Von+VT and M2 should be Von
But why? why can't the M2=Von+VT and M2=Von?
 

A.Anand Srinivasan

Advanced Member level 5
Joined
Oct 15, 2005
Messages
1,804
Helped
257
Reputation
514
Reaction score
39
Trophy points
1,328
Location
India
Activity points
10,680
the author is talking about Vds i guess.... here M3 gate is at Vt+Von and it is so for M1 also... hence M1 has the same current through it as M3 and also the same Vds as M3 and hence it is at Vt+Von which is not the case for M2 which will have just its Von across it....
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top