Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

a Lossy Silicon Substrate Property Setting in HFSS for CMOS Technology

Status
Not open for further replies.

vivianying

Newbie level 2
Joined
Mar 24, 2009
Messages
2
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,296
Hi, I am now designing an On-chip antenna in HFSS. The resistivity of silicon in CMOS is 10Ωcm. The material edit window in HFSS doesn't give the resistivity define section. The only thing I changed was the conductivity (10simens/m). However, within this setting, my result shows that the silicon substrate dosent have such high energy loss as the normal articles saying..

Does any one could help me to give some advice about setting the lossy silicon substrate in HFSS?
Many Thanks! :shock:
 

I had a similar experience. Waiting for some help here.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top