Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a left zero before the second pole, is the system stable?

Status
Not open for further replies.

shanmei

Advanced Member level 1
Joined
Jul 26, 2006
Messages
422
Helped
8
Reputation
16
Reaction score
8
Trophy points
1,298
Location
USA
Activity points
4,431
is a system with pole at zero stable

I design a op amp, the bode polt in the figure, a left zero before the second pole, is the system stable?
For the reason that at the unit frequency point, the phase margin is bigger than 45(which is bigger than 90), the the system is stable ? right?
anyone ? help! thank you
 

castrader

Member level 1
Joined
Jun 8, 2005
Messages
36
Helped
7
Reputation
14
Reaction score
1
Trophy points
1,288
Activity points
1,468
left zero can make gain +20db/dec and phase +90deg, so it is no problem, but in your figure, it seems PM is too small, I think you'd better design the circuit with z1 and p2 both away from your gbw better
 

    shanmei

    points: 2
    Helpful Answer Positive Rating

caosl

Advanced Member level 4
Joined
Mar 26, 2006
Messages
115
Helped
17
Reputation
34
Reaction score
4
Trophy points
1,298
Activity points
1,969
Re: a left zero before the second pole, is the system stable

hi,shanmei
In your figure , the stability is not a problem, and make a notice that the PM is at the lowest point of phase at the condition of (MAG>0), not at UGB because of existence of zero. As castrader said, design the circuit with z1 and p2 both away from UGF will be better, this will not bring out the p-z doublet to propagate the response time, but in some situation, this is difficult to implement, for example in LDO.When the stability is the first requist, the pz cancellation is a good choise.
 

paley

Member level 4
Joined
Mar 3, 2006
Messages
78
Helped
6
Reputation
12
Reaction score
3
Trophy points
1,288
Activity points
1,591
I think it is no problem
 

hhplay

Newbie level 4
Joined
Sep 8, 2006
Messages
7
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,307
Re: a left zero before the second pole, is the system stable

Left zero helps your circuit to be stable.

Be careful of your phase margin. It is not big enough!
 

arghpok

Member level 3
Joined
Feb 13, 2007
Messages
55
Helped
5
Reputation
10
Reaction score
4
Trophy points
1,288
Activity points
1,739
Re: a left zero before the second pole, is the system stable

You absolutely want that zero over there, even when I don't quite understand the behavior of your hand-made phase-shift plot.

If you are using traditional LDO topology (I think you are), the frequency of the zero would be 1/2piResrCout where pi is pi, Resr is the ESR of the output capacitor Cout.
Also you should have another pole beyond the P2 frequency and it's load dependant as well as the zero. Also, the zero is (as you can see) Resr dependant; you cannot decrease it (ESR) indiscriminately.
 

lijianheng

Full Member level 2
Joined
Sep 29, 2006
Messages
125
Helped
13
Reputation
26
Reaction score
5
Trophy points
1,298
Activity points
1,826
Re: a left zero before the second pole, is the system stable

It is stable, but transient responce maybe a little different.
 

Hunter_BJUT

Member level 2
Joined
Dec 7, 2006
Messages
45
Helped
2
Reputation
4
Reaction score
0
Trophy points
1,286
Activity points
1,444
stabe, but may suffer from settling problem.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top