Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

8085-Extra 2 T-states in CALL instruction

Status
Not open for further replies.
A

asadasivam

Newbie
Joined
Dec 28, 2020
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Activity points
6
Does 8085 need extra 2 T-states to process decrementing stack pointer beforehand to insert PC(Higher byte). Can we do this using single T-State? If it possible, which instruction full fills the use of 6 T-state?
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top