Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

6-8 bit, 500MHz DAC, which topology gives smallest area

Status
Not open for further replies.
F

freewing

Member level 1
Joined
Mar 16, 2005
Messages
35
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
1,592
500 mhz dac

In 90nm CMOS, to design a 6-8 bit, 500MHz DAC, which topology gives smallest area? Currently, I'm thinking R-2R ladder, current steering, charge redistribution/algorithmic iterative DACs. Any thoughts on this? Thanks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top