Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronic Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

50% duty cycle and speed in a FPGA

Status
Not open for further replies.

synq

Member level 2
Joined
May 21, 2001
Messages
51
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
446
hi........

could any one help me to figure out the relation between 50% duty cycle and speed factor in FPGA.?

any links or documents.?

How far I need to keep the 50% duty cycle as Iam planning to boost the frequency from 20Mhz to 300Mhz.?
 

lipton

Member level 2
Joined
Jul 14, 2002
Messages
46
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,286
Activity points
244
If you want to speed up your FPGA 15 times, DC is not your biggest problem.
 

Ace-X

Advanced Member level 2
Joined
Jan 25, 2002
Messages
529
Helped
41
Reputation
82
Reaction score
14
Trophy points
1,298
Location
Germany
Activity points
5,150
There is no relation till you are using only one edge of clock. For both edges design the duty cycle exerts influence on timing requirements of logic which process data between opposite clock edges.

To achive 50/50 duty cycle of clock you can use DLL or DCM on Xilinx FPGAs.

Ace-X.
 

Status
Not open for further replies.
Toggle Sidebar

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Top