Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

40ns response time comparator design

Status
Not open for further replies.

gonewind

Newbie level 3
Joined
Apr 15, 2005
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,317
hi ,every one
now i have to design a comparator with 5mv offset and 40ns response time.what i want to ask to you is how i can measure the response time and offset with hspice.
as far as i know,the comparator's response have two ways that is linear and slew depending on the difference of input. the offset is caused by mismatch of mos.can i
simulate it with .dc analysis.
and can you who have experience in designing comparator give me some int?
or introduce me some books about designing comparators.
best wishes.
 

You can refer to Allen's book. It is good for comparator design. Then for practical implementation Gregorian.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top