Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

32-channel FFT on FPGA

Status
Not open for further replies.

chenyiqun0523

Newbie level 1
Newbie level 1
Joined
Nov 1, 2010
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Visit site
Activity points
1,289
Hi guys,

I need some help to generate a 1024-point FFT core on Xilinx Virtex 6 FPGA.
I have 32 incoming data samples per clock cycle but the Xilinx FFT IP core only support up to 12 channels which means the core only take 12 samples per clock cycle.
I have tried increasing the clock frequency so that the FFT core can run faster than the sampling rate. However, since the clock is already running at 225MHz, I can only double it to 450MHz.
I have been thinking about using Cooley-Tukey algorithm and parallel four 256-point FFT cores with 8 channels each but the architecture is going to be very complex.

Any good idea to solve this problem?

Thanks!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top