Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Figure Causing Multiple Stamped Connections

Status
Not open for further replies.

dsj_guilin

Junior Member level 1
Joined
Feb 1, 2010
Messages
15
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Ireland
Activity points
1,374
Hi all,

I am new with the layout. I finished a tutorial of layouting an inverter. Now I am doing a layout for a very simple circuit (1*NMOS + 1*cap). I got 2 errors from the DRC (with switch of "no_coverage ") which are:
Figure Causing Multiple Stamped Connections.
Figure Having Multiple Stamped Connections.
Could any one help me to solve them?
Figures of schematic and layout are attached.

Many thanks.
 

Attachments

  • P1_S.JPG
    P1_S.JPG
    22 KB · Views: 241
  • P1_L.JPG
    P1_L.JPG
    84 KB · Views: 236

"Multiple Stamped Connections" means that you have multiple nets connecting to the bulk. In your case, I believe, the nmos transistor does not have a bulk connection.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top