Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Detailed description of the Deep N well

Status
Not open for further replies.

yaasi

Junior Member level 3
Joined
Oct 9, 2007
Messages
27
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,283
Activity points
1,468
I would like to know about the Deep N-well.
Can anyone help me?


Thanks in advance.

Regards,
yaasi
 

Re: Deep N well

Simply speaking, use another n well implant between NMOS device and P substrate.The device has good isolation from the substrate.
 

Re: Deep N well

not only for isolation,but also for noise rejecting and latch-up effect
 

Deep N well

Deep N-well is not another n well.
detailed explaination can refer to the document of the foundry.
 

Deep N well

Good at substrate isolation at relatively low frequency!
 

Deep N well

basiclly, you can provide Pmos with different Nwell for bulk voltage, how about Nmos? With Deep newll you can do it too.
secondly, Deep Nwell can used as guardring
 

Re: Deep N well

renwl said:
Deep N-well is not another n well.
detailed explaination can refer to the document of the foundry.

You are right!
I mean it is another "N well implant".

Added after 3 minutes:

waxtomato said:
basiclly, you can provide Pmos with different Nwell for bulk voltage, how about Nmos? With Deep newll you can do it too.
secondly, Deep Nwell can used as guardring
In fact, NMOS with deep N well is of more reality.
It's just another N implant between substrate and the device above.
It act as an isolation layer.
 

Re: Deep N well

Deep n-well is for the isolation. Guard rings can protect the horizantal currents but can not protect the vertical currents(which can travel deep in to the substrate and can couplr to the nearby sensitive circuits). So deep N-well can prevent vertical currents generated by the high power devices.Correct me if i'm wrong.
 
Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top