Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

1. What is signal integrity? How it affects Timing?

Status
Not open for further replies.
S

shriksnt

Newbie level 1
Newbie level 1
Joined
Jan 7, 2014
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1
Visit site
Activity points
0
1. What is signal integrity? How it affects Timing? in which stage this problem will come and in which stage need close the issue.
 

Signal integrity, is the perturbation due to other nets on the consider net.
The solve could be done only after the routing.
Solutions: double space, sheilding, buffer.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top