Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
No cycle delay = no flop.
The path is combinational and it must be a longer path than the one staged by flops, provided the surrounding logic is exactly the same.
No cycle delay = no flop.
The path is combinational and it must be a longer path than the one staged by flops, provided the surrounding logic is exactly the same.
My problem is related with Mealy vs Moore Design thread. I need to make a comparison of both machines (differences, common points). In every publication I've read, (books, websites, lectures) this problem boils down to give their definitions and some diagrams with examples which indicate the difference. But, what can I add to it? Is there anything to add and justifyit?
I would like to contradict balu here. Please refer the attached document for details. It states Moore (and not Mealy) suffers from glitches because of Clock to Q and combinational logic delays. Mealy, as expected, suffers from metastability.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
