bjzhangwn
Member level 1
Hello everyone, there IOB, SLICE, memory and other logic, as well as routing resources within the FPGA base array, whether the basic functions of the FPGA basearray can be traversed test? Is the interface and interconnect logic can traverse the test timing difference from the spec .