Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
In ROM once data entered cannot be changd.....
RAM is a erasable memory...
ROM unit takes lessr power and delay when it is exclusivly built up....
So there is the diff....
Technically speaking you cannot design ram in vhdl there are separate IP core available for that you can just write a code that will mimic the logic of ram...
The other part abt the logic you told is right
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
