Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Transition fault model has something to do with the speed. It's usually used for newer process technology when testing at ATE clock speed is no longer enough. I guess what you are looking for is a proper OCC controller, which allows you to shift data at slower late, but test circuit at a much faster rate.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.