Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

need ur suggestion on this...

Status
Not open for further replies.
R

rsrinivas

Advanced Member level 1
Joined
Oct 10, 2006
Messages
411
Helped
50
Reputation
100
Reaction score
11
Trophy points
1,298
Location
bengalooru
Activity points
3,689
Hi all
I am presently working in ASIC front end(synopsys DC primetime formality) and FPGA validation.
Now i have been offered a job in backend in library characterization(IO cell,std cell charactarization(not design)) and related stuff.
i really have no idea on this. can u people suggest me on what to do.
how will the future be if i select this job

regards
srinivas
 

hi,
it's a different world.
in frontend, you are in logic world.
in library chara, you are in transistor/layout world.
you have to master spice/abstract/nanochar, etc.
very different world and tough world. good luck
 

hi srinivas, good to hear this news, all these years you are in problem free world, use Quartus II, Xilinx ISE, MAC,OFDM,FFT,IFFT,DTV, HDLC,Viterbi , reed solomon, ATA,IDE,CF ,in fpga and next ETHERNET,10 BT, its ok, but back end is true electronics mos, tunnel like that, good luck
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top