Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi,
.lib is all about Characteriation of std cells present in design ,getting the timing information of every stdcell.
This is provided by load capacitence,slew etc.
In a design such timing info is given Synopsis Timing Library called .lib.
If you want to understand .Lib in detail ,please see the attachment below:
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
