Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

How to extract the parasitic of single net by StarRCXT?

Status
Not open for further replies.

albred

Member level 2
Joined
Aug 1, 2005
Messages
48
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
china
Activity points
1,682
I want to extract the parasitic of the clock net in the design for hspice simulation, can StarRCXT do this job? Or any other tool can do?
Thanks.
 

STAR RC will extract the cap of all the nets in your design. It needs GDS and circuit file for extracting , actually speaking circuit file is not neccessary but people suggest to make it LVS clean and then extract. But if you are extracting some matching or analog devices, i would suggest you to use some 3D extractor which will be more accurate.
 

Thanks xreaver, I have got the way: Use "NETLIST_SELECT_NETS" and "NETLIST_type" commands to do the job.
And my design is a digital IC:)
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top