chang830
Full Member level 5
Hi,
Anyone would pls. tell me what is the duty cycles requirement for the input signal of the PLL and CDR(clock and data recovery),respectively?
Thanks in advance
Anyone would pls. tell me what is the duty cycles requirement for the input signal of the PLL and CDR(clock and data recovery),respectively?
Thanks in advance