Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
system verilog is basically accellera's extension for of verilog 2001. It has all the older verilog capabilities with some new features. it also has the verification specific capabilities borrowed from open vera.
'X' in system verilog is same as in verilog. It means in determinate or unknown value. When conflicting values are driven by multiple sources to an output or inout port, it results in X. In real world X does not exist.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.