Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

FPGA adv.: how to reduce this step ?

Status
Not open for further replies.
M

moustafa ali

Newbie level 4
Joined
Dec 1, 2005
Messages
6
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
Cairo, Egypt
Activity points
1,361
FPGA adv.

i ask about fpga adv.
the question is that i need accuracy 0.5ns and i find the resolution(minstep in time can be drawn) is 1ns
can i reduce this step?
please answer me a useful answer:?:
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top