Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I am talking about a symmetric inductor with a center tap.. how do I gain the values for the cap and res for the center port ?
------------------------------CAP------------------------------
| |
| |
-----------RES------IND------------IND---------RES-------------
| | |
| | |
CAP CAP CAP
| | |
RES RES RES
| | |
GND GND GND
When a CTI is generated in ASITIC, theres no terminal of center tapped is drawn, it should be extended in VLE upon the exporting the CIF file. The lumped component model is generated assuming it is a typical two terminal inductor, basically you have to divide the inductance and series resistance by 2 and tapped the output from the center with the parasitics. Hope this helps.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.