ravindra kalla
Junior Member level 2
take
hi
i m writing a verilog code on that 1 controle signal should be there which will active after 16 clock cycle and only for one clock period.This control signal is used for select line of MUX.So that MUX
will select value from x(suppose) up to 16 clock cycle after that it will select value from y.SO how can i write code for this procedure.One more thing is that i will use this processing element latter in my architecture.it is one part of my architecture
hi
i m writing a verilog code on that 1 controle signal should be there which will active after 16 clock cycle and only for one clock period.This control signal is used for select line of MUX.So that MUX
will select value from x(suppose) up to 16 clock cycle after that it will select value from y.SO how can i write code for this procedure.One more thing is that i will use this processing element latter in my architecture.it is one part of my architecture