Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
I have verilog code which i want to use with the fpga advantage software ,how can i use this code to generate the block diagram,and state machine diagram
maybe the coding style is not suitable for FA to convert to FSM.
if you have no hierarchy in you design, FA can not convert your design to block diagram.
meanwhile you should select the option of converting to FSA and block diagram when importing your verilog code.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
