+ Post New Thread
Results 1 to 8 of 8
  1. #1
    Full Member level 3
    Points: 1,913, Level: 10

    Join Date
    Jan 2014
    Posts
    168
    Helped
    1 / 1
    Points
    1,913
    Level
    10

    Class ab amplifier dc biasing

    Hi can you tell me what KVL loop in the circuit should I use to prove that VCE1 = VCE2 = VCC voltage. Thanks.
    Click image for larger version. 

Name:	2020-03-07 22_23_13-electronic-devices-ninth-edition-thomas-lfloyd.pdf - Foxit Reader.png 
Views:	5 
Size:	33.5 KB 
ID:	158075

    •   AltAdvertisement

        
       

  2. #2
    Super Moderator
    Points: 266,444, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,563
    Helped
    14168 / 14168
    Points
    266,444
    Level
    100

    Re: Class ab amplifier dc biasing

    Obviously, the statement is not true, except for Vout = 0. Then the answer is trivial.



  3. #3
    Full Member level 3
    Points: 1,913, Level: 10

    Join Date
    Jan 2014
    Posts
    168
    Helped
    1 / 1
    Points
    1,913
    Level
    10

    Re: Class ab amplifier dc biasing

    Quote Originally Posted by FvM View Post
    Obviously, the statement is not true, except for Vout = 0. Then the answer is trivial.
    I forgot to mention that Vs is ignored. Can you tell me that trivial answer? Do we just say that it's equal VCC becuase it's labled VCC?



    •   AltAdvertisement

        
       

  4. #4
    Super Moderator
    Points: 266,444, Level: 100
    Awards:
    1st Helpful Member

    Join Date
    Jan 2008
    Location
    Bochum, Germany
    Posts
    46,563
    Helped
    14168 / 14168
    Points
    266,444
    Level
    100

    Re: Class ab amplifier dc biasing

    Vs = 0 doesn't strictly cause Vout = 0. R1, R2, Q1, Q2 can have different parameters.

    You should know if labels "+VCC" and "-VCC" implicate voltage levels of +/- VCC, I just guessed so. But if you ask me if it's true...

    To make it clear in circuit analysis terms, you would sketch voltage sources. Seriously, I don't understand what's exactly the objective of your question if it involves simplifications and inaccuracies.



  5. #5
    Advanced Member level 5
    Points: 14,065, Level: 28

    Join Date
    Aug 2015
    Location
    Melbourne
    Posts
    2,310
    Helped
    846 / 846
    Points
    14,065
    Level
    28

    Re: Class ab amplifier dc biasing

    for that to be true the xtors must be very close in gain ...



  6. #6
    Full Member level 3
    Points: 1,913, Level: 10

    Join Date
    Jan 2014
    Posts
    168
    Helped
    1 / 1
    Points
    1,913
    Level
    10

    Re: Class ab amplifier dc biasing

    Quote Originally Posted by Easy peasy View Post
    for that to be true the xtors must be very close in gain ...
    Hi. How is the voltage affected by the gain of the transistors?



  7. #7
    Advanced Member level 4
    Points: 8,810, Level: 22
    Achievements:
    7 years registered

    Join Date
    Nov 2009
    Location
    Italy
    Posts
    1,195
    Helped
    406 / 406
    Points
    8,810
    Level
    22

    Re: Class ab amplifier dc biasing

    The output KVL applies to -Vcc, Vce(Q2), Vce(Q1), + Vcc. We have:

    -Vcc+Vce(Q2)+VC(Q1) = Vcc that is:
    Vce(Q1)+Vce(Q2) = 2Vcc

    if Vout = 0 we have (set Vout=0 and apply KVL to both lower and upper transistors):

    -Vcc+Vce(Q2) = 0 ==> Vce(Q2) = Vcc
    and Vce(Q1) = Vcc

    This condition can be reached when Vs=0 if the npn and pnp behave exactly the same (as already said by FvM). Under this condition, if Vs <> 0 then
    Vce(Q1) <> Vce(Q2) and of course Vce(Q1)+Vce(Q2) = 2Vcc applies.

    This means the output voltage can span from -Vcc+Vce(Q2sat) to +Vcc-Vce(Q1sat)


    1 members found this post helpful.

    •   AltAdvertisement

        
       

  8. #8
    Full Member level 3
    Points: 1,913, Level: 10

    Join Date
    Jan 2014
    Posts
    168
    Helped
    1 / 1
    Points
    1,913
    Level
    10

    Re: Class ab amplifier dc biasing

    Quote Originally Posted by albbg View Post
    The output KVL applies to -Vcc, Vce(Q2), Vce(Q1), + Vcc. We have:

    -Vcc+Vce(Q2)+VC(Q1) = Vcc that is:
    Vce(Q1)+Vce(Q2) = 2Vcc

    if Vout = 0 we have (set Vout=0 and apply KVL to both lower and upper transistors):

    -Vcc+Vce(Q2) = 0 ==> Vce(Q2) = Vcc
    and Vce(Q1) = Vcc

    This condition can be reached when Vs=0 if the npn and pnp behave exactly the same (as already said by FvM). Under this condition, if Vs <> 0 then
    Vce(Q1) <> Vce(Q2) and of course Vce(Q1)+Vce(Q2) = 2Vcc applies.

    This means the output voltage can span from -Vcc+Vce(Q2sat) to +Vcc-Vce(Q1sat)
    Hi. albg, thank you! This is the answer i was looking for!



--[[ ]]--