Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Divide by one means "no operation at all"
Output = input
Useless function
For such a useless function you may use a
* buffer
* AND gate (both inputs tied together)
* OR gate (both inputs tied together)
... or several other non clocked solutions.
But not with a "clocked" solution like a DFF.
The problem is that a DFF can react on one clock edge only (either rising or falling).... thus it can not react on the other edge.
But for a "divide by one" you need to react on both incoming edges. Impossible.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.