Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Hi, Everyone. Attached is my Calibre LVS report. There is no error shown in my LVS report, but some warnings show up in LVS extraction report. Could these warnings affect the final results? Thanks!
The warnings just inform that the power PATHCHK couldn't be performed because of unattached power labels and ports. So the electrical - not the physical! - connectivity between MINUS/GROUND and PLUS/POWER respectively - and of Vbias - had not been checked.
You should perhaps highlight the concerned nets in the extracted layout and make sure that they are connected correctly.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.