Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Top Plate vs Bottom Plate Sampling

Status
Not open for further replies.
P

Puppet123

Full Member level 6
Joined
Apr 26, 2017
Messages
356
Helped
22
Reputation
44
Reaction score
21
Trophy points
18
Activity points
3,059
Hello,

In Switched Capacitor circuits, what is the difference between Top Plate vs Bottom Plate Sampling ?

Thank you.
 

Drive the bottom plate, because the top plate will have less
charge division (provided you keep clear of it with close-in
metal above). Charge division is a direct error term.
 

Hello,

Thanks for responses.

My question is more in terms of timing.

In bottom plate sampling which clock is advanced in a typical switched capacitor application, while which one is advanced in a top plate sampling scheme ?

Thanks.
 

There is no difference in timing.
Only difference of on-width exists in non-overlapping clocks.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top