Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
depends on what step of the flow you are at. Hold is looked at early, but only fixed near the end. Setup is addressed much earlier and at every step.
maxTran and maxCap are very different in nature. They relate to library characterization and the boundaries in which you trust your standard cells to operate. You can push maxTran to help with integrity issues at the expense of power (sometimes). My point is... maxTran and maxCap have a trade-off nature to them. You can enforce these two as early as logic synthesis.
Think that i have a post routed database , and all the physical implementation is done,
Now what is the most preferrable order to fix these violations?
Think that i have a post routed database , and all the physical implementation is done,
Now what is the most preferrable order to fix these violations?
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
