harian
Junior Member level 1
i have came to know that verilog doesnot support uncontrined array type. i need memory to store inputs before writing to txt file. the number of inputs are unknown. it is obviously not for synthesis purposes.is there way to do declare an array of unknown size .. i am thinking about this
Code:
integer length;
reg [5:0] mem [length:0];
.....
@(initial_step)
lenth = 0;
@(signal)
mem[0]= var1;
length = lenght +1;