anusha vasanta
Member level 1
Hi all,
do pipelining reduces the no.of clock cycles in rtl??
what do actually pipeline means in verilog is it implementing non-blocking statements or anything else??
thanx in advance
do pipelining reduces the no.of clock cycles in rtl??
what do actually pipeline means in verilog is it implementing non-blocking statements or anything else??
thanx in advance