anirbanphys
Newbie level 6
What is the difference in between timing arcs and timing constraints which we use in synopsys .lib file and verilog model file?
Is it possible to check timing arcs and constraints in betwenn .lib and .v file by using SDF?
Is it possible to check timing arcs and constraints in betwenn .lib and .v file by using SDF?