+ Post New Thread
Results 1 to 3 of 3
  1. #1
    Full Member level 5
    Points: 3,271, Level: 13
    Achievements:
    7 years registered
    amitjagtap's Avatar
    Join Date
    Jan 2007
    Posts
    304
    Helped
    42 / 42
    Points
    3,271
    Level
    13

    Need to Know What is "False Path" with one or two examples

    Hi all,
    I wanted to know what is "False path" with one or two good examples/...
    Thanks
    "Doubt grows with knowledge."
    "The best way to have a good idea is to have a lot of ideas"....Linus Pauling

    •   AltAdvertisment

        
       

  2. #2
    Advanced Member level 5
    Points: 37,449, Level: 47
    Achievements:
    7 years registered

    Join Date
    Jun 2010
    Posts
    6,805
    Helped
    1997 / 1997
    Points
    37,449
    Level
    47

    Re: Need to Know What is "False Path" with one or two examples

    a false path is one that would usually be analysed by the timing analyser, but for whatever reason, you dont want it to do it. An example would be signals that cross a clock domain boundary, or maybe something that you set once and doesnt change for a very long time, and having a "failing" path wont really have an effect on the design.



    •   AltAdvertisment

        
       

  3. #3
    Advanced Member level 3
    Points: 5,700, Level: 17

    Join Date
    Jul 2010
    Posts
    923
    Helped
    294 / 294
    Points
    5,700
    Level
    17

    Re: Need to Know What is "False Path" with one or two examples

    Imaging a single bit resynchronizer. ClkA clocks the source FF, and ClkB clocks the destination FFs. If the clocks are unrelated, eg 100.9876Mhz and 100.1234MHz, then the tools (ISE) will not analyze the path and will just report it as unconstrained. If the clocks are the same, then the tools will try to meet the 1-cycle constraint. The bad case is when the clocks both come from a PLL frequency synthesizer, eg 125MHz and 156.25MHz. The tools now have to meet a 1/5th cycle constraint (1.6ns).

    In some cases, you don't want a false path -- for example the gray coded address bus of a fifo. There can't be more than one cycle of skew between the bits of this bus. In this case, a single rx clock cycle constraint prevents any significant skew.



--[[ ]]--