Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

Verification of power gating technique in VCS using UPF

Status
Not open for further replies.
A

anuradha.verma

Junior Member level 3
Joined
Jul 12, 2011
Messages
27
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,449
Hi,

I want to use VCS for design with power gating .I have written UPF for the same.
Can anyone tell me how can i do simulation using UPF.what are the steps and commands

Thank you
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top