Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

questions about set_clock_gating_style command

Status
Not open for further replies.
Q

qjlsy

Member level 3
Joined
Apr 26, 2004
Messages
63
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Activity points
653
set_clock_gating_style

1. What is test mode in set_clock_gating_style command?

2. What is the relationship between "control point placed before latch" and "test mode", and that between "control point placed before latch" and "scan enable"?

3. What's the principle of Observability Circuitry? How does it improve testability?

Thanks a lot!
 

synopsys set_clock_gating_style

Hi, you can see it from the synopsys Power compile user guide. From it , you can know what you want to know.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top