highstreets
Newbie level 4
Hi guys, I have compiled my VHDL coding in Quartus II and proceeded to SignalTap for simulation. However, when I tried to click 'run analysis' button under 'Processing' tab in SignalTap II Logic Analyzer each time it generates a new waveform.
I have verified my design in Modelsim and it works fine. Now I'm trying to implement my design into FPGA board and see if it matches.
Please help. Many thanks.
I have verified my design in Modelsim and it works fine. Now I'm trying to implement my design into FPGA board and see if it matches.
Please help. Many thanks.