Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

static signals needs to set false path

Status
Not open for further replies.
J

jsathish.challenge

Member level 1
Joined
Aug 3, 2009
Messages
34
Helped
1
Reputation
2
Reaction score
1
Trophy points
1,288
Location
Salem,Tamil Nadu
Activity points
1,487
Hi all,
In my design i have scan flipflop contains sd(set),rd(reset),clk,si(scan input),q(output),d(signal input).sd(tied to 1)
For static signals like SD and all other static signals how the tool taken care when the Timing closure stage.whether it is taken as a falsepaths?.
 

It is okay to set false path on paths that have static input, as the inputs do not toggle.
 

There is no concept of timing without toggling since the delay is measured on the signal transitions. STA tool can't measure the delay on the static signal and would ignore it.
 

Adding to the above reply, Hence if the signal is actually tied inside the design, you need not explicitly define a false path. But if you synthesizing the top level and if you know a particular input is going to be static, you can define the path as false path requiring the tool to put less effort to optimize that particular path.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top