feel_on_on
Full Member level 5
single bit signal from fast clk domain to slow clk domain?
as usually, 2 DFFs was connected to receive clock domain ? but it's possible to lost data .
please tell me how to solved the problem .
as usually, 2 DFFs was connected to receive clock domain ? but it's possible to lost data .
please tell me how to solved the problem .