Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Ddd vias doesn't violate DRC (MT spacing and ENC)

Status
Not open for further replies.

knack

Member level 2
Joined
Feb 25, 2007
Messages
48
Helped
1
Reputation
2
Reaction score
0
Trophy points
1,286
Location
Austria
Activity points
1,674
Gents-

I have a BIG design with so many single vias.. I had a script that adds redundant vias when possible such that add vias doesn't violate DRC (MT spacing and ENC)

Nevertheless, there're regions that couldn't be fixed, surrounded by a close metal lines (Mx, Mx+1 or both) that is followed by next lines far from it. Therefore, if these nearby metal lines was manually shifted, it's possible to fix those single vias.

The question is: from conceptual point of view; how to identify regions where possible metal shift could be made (where there's enough room to shift) to fix vias? Knowing that both Mx and Mx+1 should be considered (it could be easy if you're caring only about Mx)

Any ideas?

-Knack
 

Re: Vias doubling question

By writing a dedicated DRC rules file?
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top