Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

UP3 cpu clock setting - the clock input is 100MHZ

Status
Not open for further replies.
C

crazy_man1234

Newbie level 6
Joined
Jun 18, 2009
Messages
12
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
uk
Activity points
1,356
UP3 cpu clock setting

Hi

I need a help to set up the clock of 100MHZ in up3 board. Could any1 tell how to test if the clock input is 100MHZ

Thanks in advance
 

Re: UP3 cpu clock setting

You should be able to check what the frequency is by examining the jumpers on the board.
According to the reference manual:
Code: 
FPGA pin 29: 
  USBCLK  48     MHz, JP3.4-JP3.3
  REF0CLK 14.318 MHz, JP3.4-JP3.6

FPGA pin 152:
  PCICLK_E  3.33 MHz, JP3.8-JP3.7
  REF0CLK 14.318 MHz, JP3.8-JP3.6

FPGA pin 153:
  CPUCLK  66 MHz, JP7.1-JP7.2
  CPUCLK 100 MHz, JP7.2-JP7.3

You probably use the CPU CLK, so just check to were JP7.2 is shorted to. If shorted to JP7.1 then you have a 66 MHz clock. If shorted to JP7.3 then you have a 100 MHz clock.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top