Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

floorplanning, macros, placement constraints: PDF wanted

Status
Not open for further replies.

buenos

Advanced Member level 3
Joined
Oct 24, 2005
Messages
960
Helped
40
Reputation
82
Reaction score
24
Trophy points
1,298
Location
Florida, USA
Activity points
9,116
hi

I am looking for some detailed PDF documents about the following topics:
-floorplanning. using floorplanner, FPGA editor. I have no idea what to do with it, so what I need is not a list of commands, but something explaining what they are and how to use them.
-Placement constraints. not just a listing of them (Xilinx constraints guide), but something explaining them meaningfully.
-instantiating hard IPs or macros or primitives (in VHDL), however they call it. PLLs, clock modules, blockrams, IO buffers, Virtex-DSP cores, virtex-PCIe cores...
-IO block setups: using IO registers, using DLLs in IO blocks...


For XILINX and for Actel-Synplify flows.

I spent some time in searching for these in the Google, but I dont really know what title these documents would have.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top