Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How will the circuit behave ?

Status
Not open for further replies.
E

eigenrb

Newbie level 1
Joined
Nov 9, 2006
Messages
1
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,286
Hello ,

I have a doubt in the circuit.
Attached is the circuit

Assume , the FF is ideal ( tc2q is 0 and tsetup and thold is 0 )

How will the circuit behave ?
what is the latency from a to b ?
 

Minimum cycle time is 8+4 = 12
Latency is 4 flops between a and b , i.e 12+ 12+ 12 = 36

now u should buy me free lunch for solving your Homework problem!
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top