Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

What can be the worst case input signal for DAC

Status
Not open for further replies.

Mahavir

Newbie level 3
Joined
Nov 5, 2008
Messages
4
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Location
India
Activity points
1,303
I am working on BIST of Digital to Analog Converters and I need to generate a signal on-chip to measure SFDR and SINAD ratio of DAC.
Generally SFDR of DAC is defined with assuming input as digital bit pattern for monotonic sine wave. But I want to know which signal will prove to be worst case input for DAC such that a DAC giving reasonable SFDR for that signal will always be considered to work for other type of input bit-patterns.
Also plz tell me are there any other methods to calculate SFDR except the conventional frequency spectrum and FFT calculation based one.
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top