Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

How to debug synthesis error in Verilog

Status
Not open for further replies.
V

victoria_jitesh

Member level 2
Joined
Nov 27, 2006
Messages
45
Helped
3
Reputation
6
Reaction score
2
Trophy points
1,288
Activity points
1,673
please any one tell me any good sites or material based on how to debug synthesis error in verilog.
Also tell me what are most common synthesis error in verilog and how to avoid it.

Thanks in advance
 

That's a really broad question! A huge range of problems can occur during synthesis, and the problems are all different depending on which synthesis tools you are using, and your personal experience level.

When you say "error" are you talking about error messages from the synthesis software? Or do you mean that the synthesis process runs smoothly, but the hardware doesn't behave as you expected?

The best resource for understanding synthesis problems is usually the manufacturer's web site. For example, Xilinx has an extensive Answer Database that has helped me solve many of the puzzling problems that I've encountered using Xilinx FPGAs.
 

only post map timing simulation will give you the idea
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top