Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

From gate-level to transistor level

Status
Not open for further replies.

amsut

Newbie level 5
Joined
Apr 24, 2008
Messages
9
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,345
Can anyone help me ? Which tool in SYNOPSYS is capable of converting the gate-level design to the transistor-level design ?
 

Design compiler can translate your gate-level logic design into real cell-based design with cells from library. These cells are composed with real transistor-level circuit with specific sizes and connection.
 

sunjimmy said:
Design compiler can translate your gate-level logic design into real cell-based design with cells from library. These cells are composed with real transistor-level circuit with specific sizes and connection.
The original question is "How to convert from Gate-level Design to Transistor Level Design.." . Design Compiler can not do it, it can only do convert from Top-Down to Bottom-Up design at Gate-level only.
From the stuffs i have read(but have not successfully executed), Hercules - Nettran can help you to convert from Gate-Level to Transistor level ....
 

Status
Not open for further replies.

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top