Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

doubt regarding synthesis

Status
Not open for further replies.
S

sharif.shiek

Member level 4
Joined
May 30, 2011
Messages
77
Helped
14
Reputation
28
Reaction score
14
Trophy points
1,288
Location
Bangalore
Activity points
1,758
what is the importance of GTECH libraries in synthesis?? i mean in the process of synthesis, why we have to first transform to GTECH cells, and what happened, if we directly mapped with technology dependent cell in target libraries...
 

gtech components are logic components independent of the technology.

Its used in the Synopsys DC tool at the beginning of the synthesis as u will be doing high level optimizations. As u dont require technology dependency at this time of the flow.
by making it independent it would be easy for the tool to do these optimizations.
 

thanks for your reply..
i know that, they are used at beginning level of synthesis...but what i'm asking is what's the neccesity owith tech dependent cell instead of transf using gtech cells, whywe are not directly using technology dependent cells??what happen if we directly mapped with tech dependent cells instead of transformation with gtech cells??..
i hope you understand..
 

See initially u dont require timing and then area of the cell. U just need the functionality thats all is required in the beginning while the DC is doing high level optimization.
As initially high logic optimization takes place DC tries removing and addding cells. If we give the target lib cells this will take longer time or the DC for picking from the lib. So ur inc the sythesis runtime when its not required at all.

Hope it is clear now.
 
pavanks said:
See initially u dont require timing and then area of the cell. U just need the functionality thats all is required in the beginning while the DC is doing high level optimization.
As initially high logic optimization takes place DC tries removing and addding cells. If we give the target lib cells this will take longer time or the DC for picking from the lib. So ur inc the sythesis runtime when its not required at all.

Hope it is clear now.
Click to expand...


Ya, thank you for clarifying me..
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top