Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.
Add a buffer in the clock path that have have delay of 20ns. 10ns is huge??? Anyway why you wants -10ns setup?
Also see this https://www.edaboard.com/threads/7046/#17
As such the setup time of FF is defined in their respective library. If you want to cheange the characteristic of FF. then you can change there. But I dnt think that will help u ...
@Kirangu, it's not clear at which you want your setup time to be negative, at your flop input pin or package input pin.
In either way,if you delay your clock line you can get a negative setup time. However, if your flop gets a negative setup time at its input, it will not work. If you maintain a negative setup time at package input (depending on the package specifications) , your flop may work.
Actually the sole purpose of giving a negative setup time is to compensate for the delay acquired by the clock line with respect to the data line.
This site uses cookies to help personalise content, tailor your experience and to keep you logged in if you register.
By continuing to use this site, you are consenting to our use of cookies.
