guow06
Junior Member level 3
I can just find the bottom parasitic capacitance value in design_manual. What's that typically for the top plate?
I am designing a SAR ADC, I am wondering whether the parasitic capacitance or the mismatch is more important.
I am designing a SAR ADC, I am wondering whether the parasitic capacitance or the mismatch is more important.
Last edited: