Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

a problem for Clock tree synthesis

Status
Not open for further replies.
U

utut

Newbie level 3
Joined
May 13, 2010
Messages
3
Helped
0
Reputation
0
Reaction score
0
Trophy points
1,281
Activity points
1,299
Hi,

I have a question,when I use Cadence SOC Encounter to create Clock Tree Specification,
why does it show me "wrong number of argument to create ClockTreeSpec?
How do we decide,create and get the file of clock tree specification?Thank you!
 

I also facing the same problem here. Anyone who can kindly answer our question.
thanks a lot.
 

you simply report the bug!

its obvious

NEVER trust software...:razz:

i find if you phone them and talk to the right body
youll get a patch very quickly

its an obvious bug

as your scratching your head and so is another

this would indicate a bug

one ye more than one users encounter the same issue there is a software bug

so many people never report bugs
and then complain instead of asking the people who write it everyday

we are glad to get bug reports

in 10 years writing dlls for proteus
i have had 1 bug report from fragrance... and i fixed it
 
Last edited:
Thanks. Hope they can fix the bug ASAP.
I need hand out my project by first week of Feb.
 

Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top