Continue to Site

Welcome to EDAboard.com

Welcome to our site! EDAboard.com is an international Electronics Discussion Forum focused on EDA software, circuits, schematics, books, theory, papers, asic, pld, 8051, DSP, Network, RF, Analog Design, PCB, Service Manuals... and a whole lot more! To participate you need to register. Registration is free. Click here to register now.

Register Log in

LDO after DC/DC switched capacitor stage: line and load reg, what else that matters?

Status
Not open for further replies.
A

allennlowaton

Full Member level 5
Joined
Oct 5, 2009
Messages
247
Helped
3
Reputation
6
Reaction score
3
Trophy points
1,298
Location
Taiwan
Activity points
3,066
hello guys.

I'm having this project now. My DC-DC switched capacitor is followed by the LDO for regulations. I had observed that the line and load regulations are doing well.
My question now, is what other criteria that I need to looked into aside from the two regulations.

Thank you.
 

Efficiency, output voltage ripple, line/load response, PSRR, quiescent current.
 
The PSRR at switching frequency and its first few harmonics
is the big deal as far as noise goes. Many PMOS LDOs have
poor HF PSRR, since they have a lot of through-capacitance.
So you will need a very stiff output capacitor to divide that
away, and many LDOs don't like super low ESR caps on the
output.
 
Status
Not open for further replies.

Similar threads

Part and Inventory Search

Welcome to EDABoard.com

Sponsor

Back
Top